

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 921 567 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
09.06.1999 Bulletin 1999/23

(51) Int Cl.⁶ H01L 23/498

(21) Application number: 98309456.6

(22) Date of filing: 18.11.1998

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

• Takeuchi, Yukiharu,
Shinko Electric Ind. Co., Ltd.
Nagano-shi, Nagano 380-0921 (JP)
• Takubo, Chiaki
Sumida-ku, Tokyo (JP)

(30) Priority: 19.11.1997 JP 31831397

(74) Representative: Rackham, Stephen Neil
GILL JENNINGS & EVERY,
Broadgate House,
7 Eldon Street
London EC2M 7LH (GB)


(71) Applicant: SHINKO ELECTRIC INDUSTRIES CO.
LTD.
Nagano-shi, Nagano 380-0921 (JP)

(72) Inventors:
• Horiuchi, Michio, Shinko Electric Ind. Co., Ltd.
Nagano-shi, Nagano 380-0921 (JP)

(54) Multi-layer circuit board

(57) A multi-layer circuit board having a decreased number of circuit boards for mounting an electronic part that has connection electrodes arranged in the form of an area array, featuring a high yield and improved reliability. In the multi-layer circuit board, circuit patterns (10) formed on a first circuit board on the surface of the side where said electronic part is mounted, are connected to every land (12a) positioned on the outermost side of the lands arranged in the form of an array, and are connected to the lands alternately selected from the lands of the second sequence (10) and lands (12c) of a third sequence of the inner side; circuit patterns (10) formed on a second circuit board are connected to every via (14b) electrically connected to the lands (12b) of the second sequence to which the circuit pattern is not connected on the first circuit board, and the vias (14d, 14e) electrically connected to all of the lands (12d, 12e) of the fourth sequence and the fifth sequence on the first circuit board; circuit patterns (10) formed on a third circuit board are connected to every via (14) electrically connected to the lands (12c) of the third sequence to which the circuit pattern is not connected on the first circuit board, and to the vias (14f, 14g) electrically connected to all of the lands (12f, 12g) of the sixth sequence and the seventh sequence on the first circuit board; and circuit patterns (10) formed on a fourth circuit board are connected to every via (14h, 14i) electrically connected to the lands (12h, 12i) of the eighth sequence and the ninth sequence on the first circuit board.

Fig.1



Description

[0001] The present invention relates to a multi-layer circuit board for mounting an electronic element such as a semiconductor chip having connection electrodes arranged in the form of an area array or a semiconductor device having external connection terminals arranged in the form of an area array, such as in a regular lattice form or in a regular staggered manner.

[0002] In modern semiconductor devices, the logic devices are becoming highly functional and highly integrated, feature more inputs and outputs, and are being mounted ever more densely. Therefore, products have been produced to compensate for a lack of space for forming electrodes by arranging electrodes as an area array on the electrode-forming surface of a semiconductor chip.

[0003] Fig. 11 illustrates an example in which a semiconductor chip 4 is mounted on a circuit board 5 relying on an ordinary flip-chip connection. The semiconductor chip 4 has electrodes 6 arranged on the peripheral edges thereof. Circuit patterns 7 are connected to every electrode 6 on a single plane.

[0004] Fig. 12 illustrates the arrangement of lands 8 on a circuit board for mounting a semiconductor chip, and the arrangement of circuit patterns 7 drawn from the lands 8. In this example, the lands 8 are arranged in two sequences, each circuit pattern 7 is drawn running between the lands; i.e., the circuit pattern 7 is drawn from every land 8 on a single surface.

[0005] When the electrodes are arranged in many sequences in the longitudinal and transverse directions on the electrode-forming surface, however, it becomes no longer possible to take out the wirings toward the outer side from every land on the surface though it may vary depending upon the distance between the lands and the number of the lands.

[0006] In order to solve this problem, a method has been proposed according to which the circuit board for mounting a semiconductor chip is formed in many layers, and circuit patterns of the laminated circuit boards are suitably arranged to electrically connect all electrodes of the semiconductor chip to the circuit patterns. Fig. 13 illustrates an example where a semiconductor chip 4, on which the electrodes 6 are arranged as an area array, is mounted on a multi-layer circuit board. By using this multi-layer circuit board, it is possible to electrically connect every electrode 6 to the circuit patterns 7, 7a even though the semiconductor chip 4 has electrodes 6 arranged as an area array. In Fig. 13, reference numeral 7a denotes a circuit pattern of an inner layer, 5a to 5d denote first to fourth circuit boards, and reference numeral 9 denotes external connection terminals.

[0007] When the semiconductor chip having electrodes arranged as an area array is to be mounted on the circuit board, only about two circuit boards must be laminated one upon the other provided the number of the electrodes is not very large. However when the sem-

iconductor chip has as many pins as, for example, 30 x 30 pins or 40 x 40 pins, six to ten circuit boards must be laminated one upon the other.

[0008] When a plurality of circuit boards, on which the circuit patterns are very densely formed, are to be laminated to make a multi-layer circuit board, there will be employed a high-density wiring method such as build-up method. However, these methods have serious problems in regard to yield of the products, reliability and the cost of production. That is, when many circuit boards are to be laminated one upon the other, the boards should be successively laminated in such a manner that electrical connection must be accomplished through the vias formed in each board between the circuit patterns and between the circuit patterns across the boards. Therefore, a high degree of precision would be required. However, at present, such methods do not offer a high degree of reliability. Furthermore, when many boards are laminated, it is required that none of the boards is defective, involving a further increased technical difficulty.

[0009] To produce a multi-layer circuit board maintaining a good yield, therefore, a reduction in the number of wiring layers would be an effective solution.

[0010] The present invention is concerned with a multi-layer circuit board for mounting an electronic part such as a semiconductor chip, having as many as 40 x 40 pins arranged in the form of an area array, on the side of the mounting surface, or such as a semiconductor device having electrodes arranged in the form of an area array, on the side of the mounting surface.

[0011] Thus an object of the present invention is to provide a multi-layer circuit board for mounting such a semiconductor chip or a semiconductor device, despite a decreased number of circuit boards being laminated one upon the other, which features an improved yield of production of the multi-layer circuit board and which can be used as a highly reliable product.

[0012] The present invention provides a multi-layer circuit board formed by laminating a plurality of circuit boards each having:

lands and/or vias arranged in many number in the form of an area array on a surface of the side on which an electronic part is mounted; and circuit patterns having the ends on one side thereof connected to said lands and/or vias and having the ends, on the other side thereof, that are drawn from a region where said lands and/or vias are arranged in the form of an area array under such a condition that four or more circuit patterns are passed between the lands and/or vias at both ends by removing an intermediate land and/or via from the consecutively arranged three lands and/or vias; where-

in circuit patterns formed on a first circuit board on the surface of the side where said electronic part is mounted, are connected to every land positioned

on the outermost side of the lands arranged in the form of an area array, and are connected to the lands alternately selected from the lands of the second sequence and the third sequence of the inner side;

circuit patterns formed on a second circuit board are connected to every via electrically connected to the lands of the second sequence to which the circuit pattern is not connected on the first circuit board, and to the vias electrically connected to all of the lands of the fourth sequence and the fifth sequence on the first circuit board;

circuit patterns formed on a third circuit board are connected to every via electrically connected to the lands of the third sequence to which the circuit pattern is not connected on the first circuit board, and to the vias electrically connected to all of the lands of the sixth sequence and the seventh sequence on the first circuit board; and

circuit patterns formed on a fourth circuit board are connected to every via electrically connected to the lands of the eighth sequence and the ninth sequence on the first circuit board.

[0013] The invention further provides a multi-layer circuit board formed by laminating, in many layers, the circuit boards having circuit patterns arranged in the same manner as the circuit patterns formed on said first to third circuit boards repetitively and in the same manner as said first to third circuit boards, and further laminating a circuit board having circuit patterns arranged in the same manner as the circuit patterns on said fourth circuit board.

[0014] Particular embodiments in accordance with this invention will now be described with reference to the accompanying drawings; in which:-

Fig. 1 is a view illustrating, on a plane, an arrangement of circuit patterns on a first circuit board in a multi-layer circuit board according to an embodiment of the present invention;

Figs. 2 to 4 are views, respectively illustrating, on a plane, the arrangements of circuit patterns of the second to fourth circuit boards according to the embodiment;

Figs. 5 to 8 are sectional views, respectively illustrating the arrangement of the circuit patterns of the first to fourth circuit boards according to the embodiment;

Figs. 9(a) and 9(b) are diagrams illustrating the arrangement of circuit patterns in which the land is removed;

Fig. 10 is a view illustrating the arrangement of connection portions of an electronic part such as a semiconductor chip;

Fig. 11 is a view illustrating a method of mounting a semiconductor chip according to the flip-chip connection;

Fig. 12 is a view illustrating a conventional example in which circuit patterns are connected to the lands; and

Fig. 13 is a sectional view illustrating a conventional state where a semiconductor chip is mounted on a multi-layer circuit board.

[0015] The multi-layer circuit board according to the present invention is intended to decrease the number of the circuit boards for mounting an electronic part having many electrodes arranged in the form of an area array by contriving an arrangement of circuit patterns on each circuit board that constitutes the multi-layer circuit board, and to facilitate the fabrication of the multi-layer circuit board. Arrangement of the circuit patterns provided on each circuit board will now be concretely described.

[0016] The electronic part stands for a semiconductor chip or a semiconductor device mounting thereon a semiconductor chip, each having electrodes or external connection terminals arranged in the form of an "area array". The circuit patterns are those that are each connected at one end on one side to an electrode or to an external connection terminal of the part, and are each drawn outward at the other end on the other side from a region where the external electrode or connection terminal is arranged.

[0017] In the multi-layer circuit board according to the present invention, a condition of drawing or arranging the circuit patterns returns to the initial state with the four circuit boards as a unit. Therefore, the following description deals with the constitution of the fourth circuit board in which the drawing of circuit patterns turns once. The same idea, however, can be similarly adapted to the case where the multi-layer circuit board is constituted of five or more circuit boards.

[0018] Figs. 1 to 4 illustrate the arrangements of circuit patterns on the first to fourth circuit boards, and Figs. 5 to 8 illustrate, in cross section, the circuit patterns on these circuit boards.

[0019] Fig. 1 illustrates the arrangement (drawing method) of circuit patterns 10 formed on a first circuit board in the multi-layer circuit board. The multi-layer circuit board of this embodiment mounts an electronic part having connection portions such as electrodes arranged in the form of a lattice. On the first circuit board are arranged lands 12, in the form of a lattice, to meet the pitch of arrangement of the connection portions. Referring to Fig. 10, connection portions such as electrodes are arranged in a predetermined number of rows and in a predetermined number of columns on the mounting surface of an article that is mounted such as a semiconductor chip. On the first circuit board of the multi-layer circuit board are formed the lands 12 maintaining the same arrangement as that of these connection portions. Fig. 1 illustrates part of the region where the lands 12 are arranged.

[0020] In Fig. 1, reference numeral 14 denotes posi-

tions for arranging the vias through which the lands 12 of the first circuit board are electrically connected to the circuit patterns 10 of the second circuit board or the third and fourth circuit boards.

[0021] Depending upon the method of production, the vias are formed in the multi-layer circuit board at positions the same as the lands 12 or at positions laterally deviated from the positions of the lands 12 as shown. There is no need of forming vias 14 for the lands 12 to which the circuit patterns 10 have been connected already on the first circuit board. Therefore, the positions for arranging the vias 14 are not shown for such lands 12.

[0022] The arrangement of circuit patterns 10 on the first circuit board shown in Fig. 1 has the feature that the circuit patterns 10 are connected to every land 12a of the outermost circumference (lands of the first sequence) among the lands arranged in the form of an area array, and the circuit patterns 10 are alternately drawn from the lands 12b of the second sequence which are on the inside and from the lands 12c of the third sequence which are further on the inside thereof. The circuit patterns 10 are drawn from the lands 12b, 12c of the second and third sequences passing among the neighboring lands in the same manner as the conventional method.

[0023] By alternately drawing the circuit patterns 10 from the lands 12b of the second sequence and from the lands 12c of the third sequence, as described above, there are left every other land 12b, 12c on the sequences where the lands 12b of the second sequence and the lands 12c of the third sequence are arranged. The remaining lands 12b and 12c are electrically connected to the next circuit board through the vias 14. The vias 14b connected to the lands 12b are arranged being deviated toward the outer side relative to the lands 12b contrary to the arrangement of other vias 14. This is to impart a margin for the arrangement of circuit patterns 10 that are arranged on the second and subsequent circuit boards.

[0024] Fig. 5 illustrates the arrangement of the circuit patterns 10 on the first circuit board as viewed from a direction of cross section of the multi-layer circuit board. On the first circuit board, the circuit patterns 10 are connected to the lands 12 of the outermost side, to the lands 12 of the second sequence and to the lands 12 of the third sequence on the inside thereof.

[0025] Fig. 2 illustrates the arrangement of circuit patterns 10 formed on a second circuit board in the multi-layer circuit board. On the second circuit board, the circuit patterns 10 are drawn from lands other than those from which the patterns 10 are drawn on the first circuit board. The second and subsequent circuit boards are electrically connected to the lands 12 of the first circuit board through the vias 14. In the second and subsequent circuit boards, therefore, the vias 14 and the circuit patterns 10 are connected together. Therefore, the drawing illustrates a state where the vias 14 and the cir-

cuit patterns 10 are connected together.

[0026] On the second circuit board, there are formed vias 14b and 14c that are electrically connected to the lands 12b, 12c to which no circuit pattern 10 has been connected on the first circuit board, and vias 14 that are electrically connected to the remaining lands 12 on the first circuit board.

[0027] The arrangement of circuit patterns 10 on the second circuit board has a feature in that the circuit patterns 10 are drawn from the vias 14b connected to the lands 12b of the second sequence, but no circuit pattern 10 is connected to the vias 14c connected to the lands 12 of the third sequence, and the circuit patterns 10 are connected to the vias 14d, 14e connected to the lands of the fourth sequence and the fifth sequence which are further toward the inner side.

[0028] The vias 14b corresponding to the lands 12b of the second sequence are located on the outermost side on the second circuit board. Therefore, no limitation is imposed on connecting the circuit patterns 10 on these vias 14b. On the second circuit board as described above, the circuit patterns 10 are connected to the vias 14d and 14e of the fourth sequence and the fifth sequence. Here, as shown, a feature resides in that the circuit patterns 10 are connected to every via 14d of the fourth sequence and to every via 14e of the fifth sequence.

[0029] Fig. 6 illustrates the fact that, on the second circuit board, the circuit patterns 10 are electrically connected to the lands through the vias 14d and 14e, and the circuit patterns 10 are electrically connected to the remaining lands on the first circuit board through the vias 14b.

[0030] As described above, the circuit patterns 10 are connected to every via 14d, 14e of the fourth sequence and the fifth sequence, owing to the fact that the circuit patterns 10 are alternately connected to the lands 12b, 12c of the second sequence and the third sequence at the time of arranging the circuit patterns 10 on the first circuit board. That is, the fact that the lands 12b and 12c are alternately left means that vacant spaces are alternately maintained due to the removal of the lands 12b and 12c in the second sequence and in the third sequence.

[0031] In designing the circuit patterns 10 on a circuit board constituting the multi-layer circuit board, how many circuit patterns 10 can be passed within a predetermined space serves as a reference for judging whether the number of the circuit boards of the multi-layer circuit board can be effectively decreased or not. In this embodiment, the lands 12b, 12c of the second sequence and the third sequence are alternately selected on the first circuit board to secure empty space for passing the circuit patterns 10, so that the circuit patterns 10 can be efficiently arranged.

[0032] The width of the circuit patterns, the gap among the circuit patterns, the diameter of the lands and the pitch among the lands have been determined in ad-

vance depending upon the products, and the circuit patterns are designed so as to be drawn running among the lands under these conditions.

[0033] In a simple form of arranging circuit patterns, only one circuit pattern may be passed between the lands. In this case, whether particular lands are better removed or not, is determined depending upon whether the number of the circuit patterns can be increased to be larger than the originally designed number of the circuit patterns as a result of removing the lands. When an increased number of circuit patterns can be passed as a result of removing the particular lands, the device is so designed as to suitably remove the lands, so that the number of the circuit boards forming the multi-layer circuit board can be decreased.

[0034] Figs 9(a) and 9(b) illustrate a simple example where the circuit patterns 10 are arranged. Fig. 9(a) illustrates the case where the land 12 exists in an intermediate position permitting three circuit patterns 10 to be drawn. Fig. 9(b) illustrates the case where the intermediate land 12 is removed permitting four circuit patterns 10 to be drawn. Thus, when the circuit patterns 10 can be drawn in a number larger than that initially intended as a result of removing the lands 12, then, the removal the lands 12 is effective in decreasing the number of the circuit boards of the multi-layer circuit board.

[0035] In the multi-layer circuit board of this embodiment, an intermediate land 12 is removed among the three lands 12, enabling four circuit patterns 10 to be drawn between the lands 12. As shown in Fig. 2, therefore, the circuit patterns 10 can be connected to all of the vias 14d, 14e of the fourth sequence and the fifth sequence.

[0036] In general, when the lands are arranged in a number of "n" maintaining an equal distance, and when the intermediate lands of the number of "(n-2)" do not exist except the lands at the two extreme ends, then, the number "m" of the lines that can be passed (arranged) through between the lands at the two extreme ends, excluding the lines of the lands at the extreme ends, is given by the formula,

$$m = \{(\text{land pitch}) \times (n - 1) - (\text{land diameter}) -$$

$$(\text{space between patterns})\} \div (\text{pattern width}) + \text{space between patterns}$$

where "land pitch" is a distance between the centers of the lands, "land diameter" is a diameter of the land, and "space between patterns" is a minimum distance that must be maintained between the neighboring circuit patterns.

[0037] If it is considered that only one circuit pattern is allowed to pass through between the neighboring lands, then, the number "k" of circuit patterns that can

be arranged between the lands at two ends is given by,

$$k = (n - 1) + (n - 2) = 2n - 3$$

[0038] This means that there are "(n - 1)" channels that permit the passage of circuit patterns among the lands of a number of "n", that there are intermediate lands of a number of "(n - 2)" excluding the lands at both ends, and that a circuit pattern can be drawn from each of these lands.

[0039] Upon comparing "m" with "(k + 1)", therefore, when $m < (k + 1)$, there is obtained no effect for increasing the circuit patterns even if the intermediate lands are all removed among the lands of a number of "n". When $m \geq (k + 1)$, on the other hand, there is obtained the effect for increasing the circuit patterns when the intermediate lands are removed.

[0040] In order to constitute a multi-layer circuit board using circuit boards in as small a number as possible, therefore, a minimum integer "n" that gives $m \geq (k + 1)$ is selected as a parameter, and the circuit patterns are arranged according to the value "n".

[0041] Fig. 3 illustrates the arrangement of circuit patterns 10 on the third circuit board. On the third circuit board, the circuit patterns 10 are connected to the vias 14c electrically connected to the lands 12c of the third sequence that are left on the first circuit board, and to the vias 14f, 14g of the sixth sequence and the seventh sequence. Since the vias 14c are positioned on the outermost side, no limitation is imposed on connecting the circuit patterns 10 to these vias 14c. As for the vias 14f, 14g of the sixth sequence and the seventh sequence, the circuit patterns 10 can be connected to all of the vias 14f, 14g like those of the second circuit board. That is, by contriving the arrangement of the circuit patterns 10 on the second circuit board, no limitation is imposed on drawing the circuit patterns 10 from the vias 14b, 14d, 14e located on the outer side of the vias 14f, 14g.

[0042] Fig. 7 illustrates the case where the circuit patterns 10 are connected to the vias 14f, 14g of the sixth sequence and the seventh sequence on the third circuit board, and the circuit patterns 10 are electrically connected, through the vias 14c, to the lands 12c left on the first circuit board.

[0043] Fig. 4 illustrates the arrangement of circuit patterns 10 on the fourth circuit board. On the fourth circuit board, there are left only the vias 14h, 14i of the eighth sequence and the ninth sequence of the inner circumferences. Therefore, the circuit patterns 10 can be connected to all of the vias 14h, 14i according to an ordinary method of arrangement.

[0044] Fig. 8 illustrates the case where the vias 14h, 14i are connected to the circuit patterns 10, and the lands 12 of the first circuit board are electrically connected to the circuit patterns 10 through the vias 14h, 14i.

[0045] As described above, on the fourth circuit board, the outermost lands 12 are arranged in line, i.e.,

are assumed to be the initial state. This state is the same as the one where the circuit patterns 10 are newly drawn from the lands 12 arranged in the form of an area array. When the lands 12 are further arranged on the inner side, the circuit patterns 10 are arranged for the lands of the inner side in the same manner as in the above-mentioned embodiment. For the fourth circuit board, for example, the circuit patterns 10 are arranged quite in the same manner as on the first circuit board. For the fifth circuit board, the circuit patterns 10 are arranged quite in the same manner as the circuit patterns 10 on the second circuit board.

[0046] According to the multi-layer circuit board of the present invention as described above, the arrangements of the circuit patterns 10 are repeated every after three circuit boards in order to finally form a multi-layer structure.

[0047] When the number of lands arranged in the form of an area array is not large, however, the circuit patterns can be connected to all of the lands up to the fourth circuit board. That is, when the number of lands is in nine sequences, as will be understood from the description with reference to Figs. 1 to 4, the circuit patterns can be connected to every land on the fourth circuit board. In the case of a product in which the electrodes (lands) are arranged on a region of a square shape excluding the portion where 30 x 30 pins are arranged on the outer side and 12 x 12 pins are arranged on the inner side, the circuit patterns can be connected to every land using the above-mentioned four-circuit board structure.

[0048] As described above, the multi-layer circuit board according to the present invention can be particularly effectively utilized for a device that is mounted having the number of lands that are not larger than nine sequences.

[0049] In the multi-layer circuit board of the present invention, furthermore, the circuit patterns 10 are successively drawn from the outer side, offering an advantage in that the order of drawing does not greatly change.

[0050] Moreover, the number of the circuit boards can be decreased relying upon a relatively simple method of arranging the circuit patterns 10, making it possible to easily fabricate a multi-layer circuit board maintaining an improved yield suppressing the cost of production, and, hence, to produce a highly reliable multi-layer circuit board within a short period of due time.

Claims

1. A multi-layer circuit board formed by laminating a plurality of circuit boards each having:

a large number of lands and/or vias arranged in the form of an area array on a surface of the circuit board on which an electronic part is mounted; and

circuit patterns, each having one end connected to said lands and/or vias and having the other end that is drawn from a region where said lands and/or vias are arranged in the form of an area array under such a condition that four or more circuit patterns are passed between the lands and/or vias at both ends by removing an intermediate land and/or via from the consecutively arranged three lands and/or vias; wherein circuit patterns, formed on a first circuit board on a surface thereof on which said electronic part is mounted, are connected to every land positioned on the outermost side of the lands arranged in the form of an area array, and are connected to the lands alternately selected from the lands of the second sequence and the third sequence of the inner side;

circuit patterns formed on a second circuit board are connected to every via electrically connected to the lands of the second sequence to which the circuit pattern on the first circuit board is not connected, and to the vias electrically connected to all of the lands of the fourth sequence and the fifth sequence on the first circuit board;

circuit patterns formed on a third circuit board are connected to every via electrically connected to the lands of the third sequence to which the circuit pattern on the first circuit board is not connected, and to the vias electrically connected to all of the lands of the sixth sequence and the seventh sequence on the first circuit board; and

circuit patterns formed on a fourth circuit board are connected to every via electrically connected to the lands of the eighth sequence and the ninth sequence on the first circuit board.

2. A multi-layer circuit board according to claim 1, wherein circuit boards having circuit patterns arranged in the same manner as the circuit patterns formed on said first to third circuit boards are repetitively laminated in the same manner as said first to third circuit boards, and a circuit board having circuit patterns arranged in the same manner as the circuit patterns on said fourth circuit board is further laminated.

Fig.1




Fig. 2




Fig.3




Fig.4




Fig. 5




Fig. 6




Fig. 7




Fig.8




Fig.9(a)




Fig.9(b)




Fig.10




Fig.11




Fig.12
PRIOR ART





Fig.13





(11) **EP 0 921 567 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
10.05.2000 Bulletin 2000/19

(51) Int Cl.7: **H01L 23/498, H01L 23/538**

(43) Date of publication A2:
09.06.1999 Bulletin 1999/23

(21) Application number: **98309456.6**

(22) Date of filing: **18.11.1998**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

- **Takeuchi, Yukiharu,**
Shinko Electric Ind. Co., Ltd.
Nagano-shi, Nagano 380-0921 (JP)
- **Takubo, Chiaki**
Sumida-ku, Tokyo (JP)

(30) Priority: **19.11.1997 JP 31831397**

(74) Representative: **Rackham, Stephen Neil**
GILL JENNINGS & EVERY,
Broadgate House,
7 Eldon Street
London EC2M 7LH (GB)

(72) Inventors:


- **Horiuchi, Michio, Shinko Electric Ind. Co., Ltd.**
Nagano-shi, Nagano 380-0921 (JP)

(54) **Multi-layer circuit board**

(57) A multi-layer circuit board having a decreased number of circuit boards for mounting an electronic part that has connection electrodes arranged in the form of an area array, featuring a high yield and improved reliability. In the multi-layer circuit board, circuit patterns (10) formed on a first circuit board on the surface of the side where said electronic part is mounted, are connected to every land (12a) positioned on the outermost side of the lands arranged in the form of an array, and are connected to the lands alternatingly selected from the lands of the second sequence (10) and lands (12c) of a third sequence of the inner side; circuit patterns (10) formed on a second circuit board are connected to every via (14b) electrically connected to the lands (12b) of the second sequence to which the circuit pattern is not connected on the first circuit board, and the vias (14d,14e) electrically connected to all of the lands (12d,12e) of the fourth sequence and the fifth sequence on the first circuit board; circuit patterns (10) formed on a third circuit board are connected to every via (14) electrically connected to the lands (12c) of the third sequence to which the circuit pattern is not connected on the first circuit board, and to the vias (14f,14g) electrically connected to all of the lands (12f,12g) of the sixth sequence and the seventh sequence on the first circuit board; and circuit patterns (10) formed on a fourth circuit board are

connected to every via (14h,14i) electrically connected to the lands (12h,12i) of the eighth sequence and the ninth sequence on the first circuit board.

Fig.1



EP 0 921 567 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 30 9456

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 6)
A	US 5 650 660 A (BARROW MIKE) 22 July 1997 (1997-07-22) * figures 1,2 *	1,2	H01L23/498 H01L23/538
A	EP 0 351 184 A (ADVANCED MICRO DEVICES INC) 17 January 1990 (1990-01-17) * page 3 *	1,2	
A	US 5 467 252 A (NOMI VICTOR ET AL) 14 November 1995 (1995-11-14)		
A	EP 0 308 714 A (IBM) 29 March 1989 (1989-03-29)		
P,A	EP 0 814 643 A (IBIDEN CO LTD) 29 December 1997 (1997-12-29) * figure 3 *	1,2	
P,A	US 5 812 379 A (BARROW MICHAEL) 22 September 1998 (1998-09-22) * figure 1 *	1,2	
			TECHNICAL FIELDS SEARCHED (Int. Cl. 6)
			H01L H05K
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 17 March 2000	Examiner Prohaska, G
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1503 03.02 (P44001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 30 9456

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

17-03-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5650660 A	22-07-1997	NONE	
EP 0351184 A	17-01-1990	US 4887148 A JP 2078264 A JP 2547637 B	12-12-1989 19-03-1990 23-10-1996
US 5467252 A	14-11-1995	NONE	
EP 0308714 A	29-03-1989	US 4782193 A DE 3876195 A JP 1096953 A	01-11-1988 07-01-1993 14-04-1989
EP 0814643 A	29-12-1997	JP 10013026 A CN 1182345 A SG 52992 A	16-01-1998 20-05-1998 28-09-1998
US 5812379 A	22-09-1998	NONE	

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

